高速电路PCB网，专注于嵌入式方案，信号完整性和电源完整性仿真分析，高速电路PCB设计,各种EDA工具（Cadence\Mentor\\AD\\CAM\ANSYS HFSS）交流学习。
您需要 登录 才可以下载或查看，没有帐号？立即注册
x
本帖最后由 Techwang 于 2014-10-30 16:52 编辑
研华的C6678评估板，该版（3.0）设计存在设计问题，仅供参考。HyperLink connector线序错误，C6678的AVS电源设计为10A，实际C6678在1.4GHz频率下电流消耗会超过10A，满负载会超过15A。该设计C6678只能跑到800MHz，或者1.25G负载不满。
已知问题：
Incorrect pin out on the HyperLink1 connector onThe EVMs AllBeta1 EVMs had populated the iPass+HD mini-SAS connector on the HyperLink1 forthe HyperLink connection. The pin out onthe HyperLink1 is incorrect, most signals will be shorted if connecting theHyperLink interface by the cable. TheHyperLink1 can NOT be used and is not installed on Beta1 and Beta2 EVMs. No HCSL support of the PCIE-CLK from the AMCFCLK on the EVMs The PCIe clock circuitry does notsupport HCSL clock from AMC FCLK on Beta1 and Beta2 EVMs. Do NOT try to installthe DC-blocking to provide a PCIe clock from the AMC edge connector. The CVDD (AVS) power solution on the TMDXEVM6678L EVM The current CVDD design is limitedto 10A maximum. Operation of the TMS320C6678 at extended temperatures (up to 100C case) and at higher speeds (such as1.25GHz) may require more than 10A. Customer designs that require the TMS320C6678 to operate at these performancelevels should implement a 15Ausing the UCD74110.(1.4G满负载应该不止15A，最好用20A的 DCDC)。 2.5 The Smart-Reflex® Function on theEVMs Beta1 EVMs operate the CVDD at afixed voltage and do not use Smart Reflex. A new UCD9222 configuration is needed to enable this. Beta2 EVMs support Smart Reflex. Version 4 of the UCD9222 configuration dated31MAR must be loaded along with the UCD9222-48_6.3.9.12680 or laterfirmware. Version 4 of the UCD9222configuration must not be loaded until after Version 10 (0xA) of the FPGA isloaded. Note thatBeta1 EVMs can continue being used with a fixed voltage without loss offunctionality. The FPGA code update issue on the EVMs The FPGA cannot be reprogrammedwhile the UCD9222 contains a configuration and it is operating. One solution requires erasing theconfiguration from the UCD9222 before programming the FPGA. The alternate and preferred solution isreprogramming the FPGA from the DSP with CCS connected. A utility to perform this is available.
 该帖已经同步到电子微博网 TECHWANG的微博
| 
/4 
|我的微博|小黑屋|手机版|Archiver|YanFa.Tech（gaosupcb Inc.）
窥视卡
雷达卡
发表于 2014-10-21 13:59:42
提升卡
置顶卡
沉默卡
喧嚣卡
变色卡
千斤顶
显身卡
楼主
发表于 2014-10-21 14:36:49
发表于 2014-10-21 18:30:58
